High Speed Accelerators Hardware Implementation for Fully Connected Neural Network Model Using 3D Systolic Array Architecture
High Speed Accelerators Hardware Implementation for Fully Connected Neural Network Model Using 3D Systolic Array Architecture
SourceThe Institute of Electronics Engineers of KoreaVerified by AISci
Source status for this paper in the current AISci reviewed snapshot.
AI Reading Notes
Structured notes generated from source-linked AISci metadata. Treat them as a reading aid, not a substitute for the paper.
Research Workflow
Recommended next steps for turning this signal into research action.
No reviewed author edge is attached to this output.
No source-confirmed author affiliation is attached.
Controlled AISci Stage A topic for Compute and Hardware.
Publication signal: High Speed Accelerators Hardware Implementation for Fully Connected Neural Network Model Using 3D Systolic Array Architecture