A Low-Power Mixed-Signal Differential In-Memory Matrix–Vector Computing Circuit Architecture with RISC-V Control for Edge AI
A Low-Power Mixed-Signal Differential In-Memory Matrix–Vector Computing Circuit Architecture with RISC-V Control for Edge AI
SourceMultidisciplinary Digital Publishing InstituteVerified by AISci
Source status for this paper in the current AISci reviewed snapshot.
AI Reading Notes
Structured notes generated from source-linked AISci metadata. Treat them as a reading aid, not a substitute for the paper.
Research Workflow
Recommended next steps for turning this signal into research action.
No reviewed author edge is attached to this output.
No source-confirmed author affiliation is attached.
Controlled AISci Stage A topic for Compute and Hardware.
Publication signal: A Low-Power Mixed-Signal Differential In-Memory Matrix–Vector Computing Circuit Architecture with RISC-V Control for Edge AI